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FOREWORD 
The work reported in thi s Techni ca 1 Report was performed under NASA 
contract NAS2-10920 on the program entitled, "Design, Production and Testing 
of Fi el d Effect Transi stors. II Thi s work was performed by the Sci ence Center 
of Rockwell International at Anaheim, California. 
The work was monitored and directed by the NASA-Ames Research 
Center. Or. John H. Goebel, Code N244-7, served as the technical monitor. 
The following Rockwell personnel contributed to the work that is described in 
this report: N. Sclar (Project Engineer and Principal Investigator); P.C. 
Karulkar (Wafer Processing); J.E. Cooper (Die Packaging); D.L. Rawlins and 
J.C. Pickel (Device Measurements). 
Thi s report covers work encompass i ng the peri od from March 24, 1981 
to January 23, 1982. 
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1.0 INTRODUCTION 
Over the past several years, long wavelength extrinsic silicon 
detectors have been developed in response to ballistic missile defense 
requirements. High performance detectors are now available which are at or 
approach background radiation limitations at the low backgrounds of space. 
The silicon detectors provide spectral response out to about 30 ~m. These 
detectors are complemented by germanium extrinsic detectors with reduced but 
similar performance but whose response extends to about 100 ~m and, if they 
are under stress, to about 200 ~m. Since fundamental cosmic phenomena provide 
emission at these wavelengths, these detectors provide useful application to 
space borne infrared astronomy. 
To operate effectively, both species of detectors must be cooled into 
the liquid helium temperature range. At these temperatures and space 
backgrounds, the detectors achieve high values of resistance. This 
complicates the extraction of signal from these detectors without unacceptable 
RC response time degradation since connecting cabling aggregate capacitances 
of 50 pfd or more. This problem has been redressed, in part, by positioning 
high values of load resistors and a MOSFET preamplifi'er on the same low 
temperature or cryogenic heat sink as the detectors. One of the possible 
signal processing approaches is shown in Fig. 1.1 which is also known as the 
constant voltage mode. The load resistor is placed in series with the 
detector to share an applied constant voltage bias. Exposure of the detector 
to an infrared flux causes a decrease in its resistance and a redistribution 
of the shared voltage which is then sensed by the MOSFET preamplifier. The 
preamplifier is operated in a source-follower mode and acts as an impedance 
converter with gain near unity. Its low impedance output permits signal 
processing without the major degradation which would be expected without its 
use. 
Various specialized forms of the basic circuit of Fig. 1.1 are in use 
depending on the specific system appiication. The trans;mpedance ampiifier -
1 
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mode, also known as the constant current mode~ is shown in Fig. 1.2. The 
operational amplifier shown is positioned off the cryogenic heat ,sink. Its 
output closes a negative feedback loop to the load resistor and detector 
supplying a constant energizing current. It compensates the effect of the 
small but finite input capacitance of the MOSFET (dependent on the operational 
amplifier open circuit gain) and thus permits higher frequency performance 
than is possible with the voltage mode. 
A balanced MOSFET circuit approach applicable to low frequencies is 
shown in Fig. 1.3. This circuit employs a MOSFET reference element and 
obtains difference signals for sensing. The reference balances the dc offset 
normally inherent with the use of MOSFETs and thus permits near dc operationo 
This circuit is used with the IRAS (Infrared Astronomy Satellite) program 
sponsored by NASA. 
Each of the circuits discussed utilizes a load resistor and one or 
more MOSFET preamplifiers at the low temperature of the detector. While the 
detector has been optimized with respect to its low temperature properties, no 
comparable effort has so far been expended for the load resistor and MOSFET 
preampl ifi er. Indeed, the present choi ces for these el ements are based 
largely on empirical measurement studies, in which components originally 
designed for room temperature operation were compared and selected for best 
relative performance at low temperatures. Since the critical low temperature 
merit factor for these devices is unknown, extensive low temperature screening 
is necessary in order to acquire a complement of satisfactory devices for 
detector array applications. 
The goal of this program is to design, produce and test cryogenic 
MOSFETs, here-after designated CRYOFETs, which are specifically designed to be 
used at cryogenic temperatures with extrinsic detectors. To prove the merit 
of the CRYOFETs with respect to the conventional p-channel MOSFETs, which have 
been widely used in this role, the program has been oriented to produce 
CRYOFETs along with conventional p-channel MOSFETs for test and comparison at 
low temperatures. 
3 
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1.1 Program Summary 
CRYOFETs have been designed and produced along with conventional p-
channel MOSFETs and the devices have been comparatively tested as source-
follower amplifiers as a function of device geometry, substrate resistivity 
and temperature. The measurements made include gate-source capacitance, I vs 
V characteristic curves, voltage threshold, source-drain leakage and 
breakdown, bias requirements (gate and drain) to achieve gains of 0.98 and the 
noise as a function of frequency under this bias condition. A figure-of-merit 
for source-follower amplifiers is established. Calculated values, based on 
measurements, include parasitic and source-gate capacitance values, source-
follower figure-of-merits and device power dissipation. 
It is found that the CRYOFETs and the MOSFETs follow a similar 
dependence on device geometry. The performance of CRYOFETs is found to 
improve with lower substrate resistivity (higher impurity doping concen-
trations) while that of the MOSFETs degrade. An optimum doping choice is 
established for the CRYOFETs. The CRYOFETs operate effectively from the 
lowest temperature investigated, 2.4 K to about 20 K when leakage current 
between the source and drain limits performance. The low temperature perform-
ance of the MOSFETs is impaired by I vs V hysteresis and balky conduction 
turn-on effects. The CRYOFETs are free of these defects. 
Source-follower measurements were made on devices biased up to give 
gain of 0.98. Noise in CRYOFETs were lower than in MOSFETs by a factor of 
2-4. The figure-of-merit, which it is desirable to minimize, was also 
correspondingly lower. The CRYOFETs exhibit lower threshold values and 
require lower voltage bias to achieve gains of 0.98. This results in lower 
source voltages and in device power dissipation which is a hundred or more 
times lower than in conventional p-channel MOSFETs. With an optimum geometry 
and substrate resistivity, CRYOFET high gain source-follower operation is 
demonstrated at dissipation powers below 10 ~ watts. 
These results indicate that CRYOFETs are superior to MOSFETs for low 
temperature servi~e with extrinsic detectors. The low power performance will 
6 
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assist the achievement of extended mission times for detector/detector arrays 
when cryogenic cooling is limited. In addition, the devices have significant 
applications for on focal plane signal processing at low temperatures which 
heretofore were excluded because of performance deficiencies and/or excessive 
power dissipation. 
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2.0 CRYOFET DESIGN CONSIDERATIONS 
MOSFETs may operate in the depletion or enhancement mode at ambient 
temperatures. The choice is determined by the polarity of the gate and drain 
voltages that are selected. At cryogenic temperatures, charge carrier freeze-
out restricts the MOSFET modes of operation. The freeze-out condition repre-
sents a temperature induced depletion and therefore gate control of the 
depletion condition is lost. The enhancement mode, however, is still opera-
tive and conventional p-channel MOSFETs operating in this mode have seen 
service as low temperature detector preamplifiers. A cross-sectional view of 
such a device is shown in Fig. 2.1. In the presence of negative potentials 
applied to the gate and drain, holes injected at the source, traverse the 
MOSFET channel where they are subject to modulation by the gate potential and 
are collected at the drain. Difficulties encountered with this device at low 
temperature include balky turn-on problems, additional noise because of er-
ratic hole injection at low temperature, various nonlinearities and hysteresis 
effects in the I vs V characteristics. 
The CRYOFET makes specific use of the charge carrier freeze-out 
effect which tends to convert the silicon to an insulator. This makes 
possible the use of an accumulation-enhancement mode of operation. Referring 
to Fig. 2.1, the p-diffused source and drains are replaced by n-diffused or 
ion-implanted source and drains. The gate and drain are now operated with 
positive voltage bias. Electrons are injected at the source, accumulated 
under the gate where they are subject to modulation, and are collected at the 
drain. By avoiding pin injection which is erratic at low temperature, a 
possible additional noise source is avoided. 
2.1 Preamplifier Design Goals 
In support of its role to act as an impedance converter at low 
temperature to change the high impedance of the Signal input to a low 
impedance output signal, there exist a number of desirable device properties. 
8 
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These are that it present a high impedance to the signal input to avoid 
loading the input circuit,' to operate with near unity gain, G, in the source-
follower mode using a minimum of device power dissipation, P, and to con-
tribute minimum additional noise voltage, N, to the input signal. The oxide 
or other dielectric insulated gate provides very high dc input impedance for 
both the MOSFET and CRYOFET. The input capacitance of the device, C, as 
measured between the source and gate can control the ac input impedance. It 
plays a significant role in spite of the fact that it is possible to remove 
the effect of input capacitance on the signal by the use of feedback (Fig. 
1.2). The compensation of capacitance achieved by this method is accompanied 
by an equivalent increase of bandpass which increases the noise as the 
capacitance decreases so that the signal to noise ratio remains invariant. 
It is possible to establish a simple figure-of-merit for the source-
follower amplifier in its usual low temperature operational mode where the 
condition wRLC > 1 applies. Here w = 2nf is the radial frequency with f the 
electrical frequency and RL the load resistor used with the detector across 
which the detector signal, SO' is developed. The signal and the noise, No,RL' developed in the detector circuit are given by 
So = G So/wC v 
( 1) 
NO,R = (G/wC I )(~f)1/2 L O,RL V 
where So is the product of the current responsivity of the detector and the 
incident IR signal power and IO,RL is the noise current per root hertz 
provided either by the detector or its load resistor. Adding the MOSFET or 
CRYOFET noise in quadrature to NO,RL and forming the signal to noise ratio, we 
obtain 
10 
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( 2) 
The best signal to noise condition is obtained when the product w~N , which is 
a property of the source follower, achieves a minimum value. This establishes 
the figure-of-merit for the source-follower. If this figure-of-merit is cal-
culated at f = 10 Hz, we obtain 62.8 x 10-18 ~N amp/1HZ whe~ C is expressed in 
units of pfd and N in units of ~v/IHZ. This multiplicative factor will be 
used to normalize the figure-of-merit values reported. At low frequencies, 
2 
such that (W~N) falls below I~,RL' the noise will be limited by the detector 
noise or by the Johnson noise of the load resistor and this figure-of-merit 
will no longer apply. In this low frequency range, the preamplifier will no 
longer limit the performance of the detector/detector array. Oetectors with 
high responsivities, which also have higher noise, and large RL values shift, 
the frequency at which this occurs, to higher values. For high quality 
detectors, this is already the case at 10 Hz. In any case, for RL = 2 x 10
10 
ohms, thi s frequency wi 11 occur at about 1-2 Hz. 
The dissipation power of the MOSFET or CRYOFET at cryogenic temper-
atures is significant because it limits the number of source-followers or 
other signal processing devices that can be used without raising the detector 
array temperature. For a given cryogenic supply, this may limit the time of 
operation of the system using the detector/detector array. The total power 
dissipated by the preamplifier includes that dissipated in the conducting 
channel and that across the source resistor, Rs ' used with the source-
follower. 
It is given by 
P = (VO,G){Vs/Rs ) w 
11 
C3926Albw 
(3) 
'1' Rockwell International Science Center 
SC5299.13FR 
where VO,G is the comTton voltage applied to the gate and drain and Vs is the 
source voltage. Gains close to unity at cryogenic temperatures achieved with 
minimum P are desirable. 
Other desirable operational properties at low temperatures are 
reliable turn-on of conduction of the source-follower, signal linearity, and 
the freedom of anomalous behavior including hysteresis or memory effects. 
12 
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3.0 MASK SET FOR MICROELECTRONIC PROCESSING AND PACKAGING 
The processing mask set selected for processing the MOSFETs and 
CRYOFETs dates back to an earlier program of some 10 years ago. It permits a 
wide range of channel lengths, L, and channel widths, W, to be prepared for 
both conventional MOSFET as well as CRYOFET devices. The geometry range 
available, along with the calculated W/L ratios and W·L gate areas, is 
tabulated in Table I. 
W (mils) 
10 
10 
10 
10 
25 
25 
25 
25 
62.5 
62.5 
62.5 
62.5 
156 
156 
156 
156 
Tabl e I 
CRYOFET and MOSFET Geometries 
L (~m) 
6 
15 
37.5 
93.8 
6 
15 
37.5 
93.8 
6 
15 
37.5 
93.8 
6 
15 
37.5 
93.8 
W/L 
42.3 
16.9 
6.77 
2.71 
106 
42.3 
16.9 
6.77 
265 
106 
42.3 
16.9 
660 
264 
106 
42.2 
13 
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W· L (10-5 cm2) 
1.52 
3.81 
9.53 
23.8 
3.81 
9.53 
23.8 
59.6 
9.53 
23.8 
59.5 
149 
23.8 
59.4 
149 
372 
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For comparison, the Siliconix Gl18 p-channel MOSFET which has been widely used 
as a detector preamplifier at low temperature has approximate dimensions of 
W = 70 mils, L = 10 jJIl1 and calculated values of W/L = 178; W·l = 
17.8 x 10-5 cm2• 
The mask set, as employed on the program, consisted of five layers as 
tabulated in Table II which includes the identification of the layers and 
their use. 
Table II 
Mask layers in Processing Mask Set 
Mask Layer 
TC 1P 
TC 2N 
TC 3G 
Te 4C 
Te 5M 
Use 
"PH Diffusion Definition 
"N" Diffusion Definition 
Gate Definition 
Contact Definition 
Metal Definition 
Exercise of the mask set during processing results in an arrangement 
of devices which are so organized that the.con.figuration may be diced roughly 
in one half to realize two chips, A and B. These Ships are separately mounted 
and bonded in 42 pin ceramic packages. The configuration of devices in Chip A 
with 62.5 and 156 mil gate widths is shown in Fig. 3.1. In Table III, the 
numbered contact bonding patterns for these devices designating the sources, 
gate and drains of the individual devices as well as their type are given. 
Although the sources and drains of the devices are symmetrical and may usually 
be interchanged, because of the common use of contact 25 for both p and n line 
elements, it is necessary to designate contact 25 as the source for both the 
P-P and N-N devices which may then be connected to the substrate. The con-
figuration of devices in Chip B which contains the 10 and 25 mil gate widths 
14 
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is shown in Fig. 3.2. In Table IV, the numbered contact bonding pattern for 
these devices designating the sources, gates and drains of these individual 
devices as well as their type are given. For this chip, the common contact 29 
serves as source for the p-p and N-N devices. The set of devices includes P-P 
(p-channel), N-N (CRYOFET) and mixed P-N types. 
Tabl e III 
Bonding Pattern of CRYOFET and MOSFET Devices 
(Chi P A) 
L ( \lIl1) W (mil s) Device D G S D-S Type 
6 62.5 1-6-62 22 10 25 p-p 
15 62.5 1-15-62 23 9 25 p-p 
37.5 62.5 1-37-62 27 4 25 p-p 
93.8 62.5 1-93-62 28 3 25 p-p 
6 156 1-6-156 32 31 25 p-p 
15 156 1-15-156 34 33 25 p-p 
37.5 156 1-37-156 36 35 25 p-p 
93.8 156 1-93-156 38 37 25 P-P 
6 62.5 11-6-62 21 12 25 N-N 
15 62.5 11-15-62 24 7 25 N-N 
37.5 62.5 11-37 -62 26 6 25 N-N 
93.8 62.5 II-93-62 29 1 25 N-N 
6 156 11-6-156 19 20 25 N-N 
15 156 II-15-156 17 18 25 N-N 
37.5 156 II-37-156 15 16 25 N-N 
93.8 156 II-93-156 13 14 25 N-N 
6 62.5 111-6-62 22 11 21 P-N 
15 62.5 I I 1-15-62 23 8 24 P-N. 
37.5 62.5 III-37-62 27 5 26 P-N 
93.8 6.2.5 III-93-62 28 2 29 P-N 
Contact 30 is connected to the chip substrate 
16 
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Fig. 3.2 Mask photograph showing layout of chip B. 
17 
'1' Rockwellintemational 
Science Center 
SC5299.13FR 
Table IV 
Bonding Pattern of CRYOFET and MOSFET Devices 
(Chip B) 
L ( llm) W (mils) Device D G S D-S Type 
6 10 1-6-10 31 5 29 P-P 
15 10 1-15-10 32 4 29 P-P 
37.5 10 1-37-10 35 41 29 P-P 
93.8 10 1-93-10 36 40 29 P-P 
6 25 1-6-25 21 17 29 P-P 
15 25 1-15-25 23 16 29 P-P 
37.5 25 1-37-25 26 11 29 P-P 
93.8 25 1-93-25 27 10 29 p-p 
6 10 II-6-10 30 7 29 N-N 
15 10 11-15-10 33 2 29 N-N 
37.5 10 II-37 -10 34* 1 29 N-N 
93.8 10 II-93-10 37 38 29 N-N 
6 25 II-6-25 20 19 29 N-N 
15 25 II-15-25 24 14 29 N-N 
37.5 25 11-37-25 25 13 29 N-N 
93.8 25 11-93-25 28 8 29 N-N 
6 10 II 1-6-10 31 6 30 P-N 
15 10 I I 1-15-10 32 3 33 P-N 
37.5 10 II 1-37-10 35 42 34* P-N 
93.8 10 I II-93-10 36 39 37 P-N 
6 25 lII-6-25 21 18 20 P-N 
15 25 III-15-25 23 15 24 P-N 
37.5 25 lII-37-25 26 12 25 P-N 
93.8 25 111-93-25 27 9 28 P-N 
*Element 34 is Mispositioned on Mask 
Contact 22 ;s connected to the chip substrate 
18 
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These chips are separately mounted in 42 pin packages. The numbered 
contacts are referenced to the pin connections of the package as shown in 
Fig. 3.3. When mounting the packages in a dewar for test, it is necessary 
that the metallic base of the package be electrically insulated from the 
metallic heat sink of the dewar. This is conveniently accomplished by 
interposing a thin alumina plate between the package and the heat sink which 
provides electrical isolation as well as good thermal contact. 
Some forty MOSFET and CRYOFET chips were scribed from the processed 
wafers and packaged. In Table V, the identification of these packages is 
given. Since the wafers in lot No. 1 proved to be shorted, no devices were 
packaged from this lot. The tabulated packages resulted from lot No.2 which, 
as described in Section 3.0, received two different processing treatments. 
Also shown in Table V are those packages from which test data was obtained on 
this program. The three MOSFET packages delivered to NASA-Ames, in accordance 
with contract requirements, are also indicated. 
Table V 
CRYOFET and MOSFET Packages 
Substrate Wafer Package Nos. 
Resistivity Nos. (Field Oxide 
(ohm·cm) 3000-6000 A) 
3.0 ( N) 69 A-2-1*; A-2-2*; B-2-1*; 
B-2-2 
0.90 (N) 127 A-2-1*i A-S*; B-2-1*; 
B-S* 
0.22 (N) 28 A-2-1*; A-2-2; B-2-1*; 
8-2-2 
0.13 (N) 137 A-2-1*; A-2-2; B-2-1*; 
B-2-2 
1.9 (P) lip" A-2-1; A-2-2; B-2-1*; 
B-2-2 
*Data obtained on this program 
( ) MOSFET packages delivered to NASA-Ames. 
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Wafer Package Nos. 
No. (Added 6000 A Oxide; 
P Gettering) 
68 A-3-1; A-3-2*; (B-3-1) *; 
B-3-2* 
126 A-3-1; A-3-2; B-3-1; 
B-3-2; B-4-1*; B-4-2; 
27 A-3-1; A-3-2; B-3-1; 
(B-3-2)* 
135 A-3-1; A-3-2; 8-3-1; 
B-3-2; B-4-1; (B-4-2)* 
22 o 
o 0 
1,--" 
42 o 
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Fig. 3.3 Pin connections on package used with chip A and B. 
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4.0 CRYOFET AND MOSFET PROCESSING 
eRYOFET and MOSFET processing was carried out using the 5 layer mask 
set described in Section 3.0. A selection of two inch diameter n type, arsenic 
doped silicon wafers oriented in the <100> crystal direction with varying doping 
concentrations were utilized. In addition, a p-type boron doped silicon wafer 
control was included. The selection used is shown in Table VI. 
Table VI 
N- and P-Type Wafers Used in Processing 
Wafer Nos. p (300K) Type-Dopant Dopi ng 5onc. 
( ohm-cm (cm- ) 
64-69 3.0 N-Si :As 1.6 x 1015 
122-127 0.90 N-Si:As 5.8 x 1015 
23-28 0.22 N-Si :As 3.1 x 1016 
132-137 0.13 N-Si : As 6.0 x 1016 
"p" 1.9 P-Si :B 7.0 x 1015 
Standard microelectronic processing with some modifications was used. 
This involves the growth of oxide, the application of photoresist, the exposure 
of the photoresist through a selected mask, the development of the photoresist 
and then the selective etching of the underlying oxide to provide window 
patterns for the diffusions and for the gate and contact definitions. To define 
the metal pattern, the photoresist is deposited over a layer of aluminum which 
is then selectively etched after the exposure and development of the 
photoresist. The sequence of the major processing steps is shown in Table VII. 
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Table VII 
Sequence of Major Processing Steps 
1 Grow oxide 
2 Apply photoresist 
'l.' Rockwellintemational 
Science Center 
SC5299.13FR 
3 Expose photoresist (TC 2N mask) and develop 
4 Etch N diffusion patterns in oxide 
5 Predeposit/diffuse/predeposit phosphorus 
6 Grow oxide 
7 Apply photoresist 
8 Expose photoresist (TC 1P mask) and develop 
9 Etch P diffusion patterns in oxide 
10 Predeposit/diffuse/predeposit boron 
11 Grow oxide 
12 Expose photoresist (TC 3G mask) and develop 
13 Etch gate patterns in oxide 
14 Grow gate oxide (1000 A) 
15 Apply photoresist 
16 Expose photoresist (TC 4C mask) and develop 
17 Etch contact patterns in oxide 
18 Oeposit aluminum layer (10,000 A) 
19 Apply photoresist 
20 Expose photoresist (TC 5M mask) and develop 
21 Etch aluminum 
22 Sinter aluminum 
The principal modifications introduced in this processing, designed to 
accommodate to the low temperature application of these devices, were the addi-
tion of a pre-deposition step for the phosphorus and boron impurity treatment 
after the usual predeposition and drive sequence. This step was instigated 
guarantee degenerate impurity doping concentrations for the source and drains in 
order to avoid charge freeze out effects in these elements at low temperatures. 
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Two processing lots were completed. Processing difficulties were 
encountered in the first lot. Room temperature wafer probing revealed no 
evidence of diode action between the p-type sources and drains and the n-type 
substrate. The gates were found to be satisfactorily insulated from the 
substrate but the surface below the gates could not be inverted as required 
for MOSFET action. 'This suggested that either the gate oxide thickness or the 
conductivity of the silicon under the gate was excessive. Separate measurement 
on a control wafer indicated that the gate oxide was approximately 1000 A in 
agreement with design goals. One of the processed w~fers was then sectioned, 
stained and observed in cross-section. The p-type source and drains resulting 
from the boron diffusion were found to be 2.1-2.4 ~m deep in agreement with 
design goals, but a 1.2-1.5 ~m heavily doped p-type layer was found to extend 
~ver the surface of wafer. This layer prevented surface inversion and surface 
leakage prevented the observation of diode characteristics. The occurrence of 
this layer was identified to be the result of excessive oxide etching during 
the sequence to define the boron diffusion. This permitted the boron dopant 
intended for the source and drain areas to spread laterally to the rest of the 
wafer surface. 
The second lot was processed in two groups. Probing results on p 
channel devices, performed at room temperature, yielded MOSFET characteristic 
curves but the voltage thresholds of the MOSFETs was noted to be abnormally 
high. Further, the breakdown voltage of the devices on the substrates with 
lightest doping, was limited by current leakage associated with charge 
inversion in the silicon under the aluminum leads passing from the pads to the 
source and drains. These leads are separated from the silicon by some 3000-
6000 A of field oxide. 
It was not clear whether these observed room temperature probing 
limitations would limit performance at low temperature. To guard against this 
possibility, the lot was divided into two groups and additional processing was 
performed on one of these groups. This processing increased the thickness of 
the field oxide to about 12000 A in order to minimize charge inversion. 
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Further, a phosphorus oxide gettering step designed to reduce threshold 
voltages was also implemented. Devices from both of these groups in lot 2 
were packaged and compared at low temperatures. As reported in Section 5.0, 
leakage currents between the source and drain (in th~ absence of gate bias) 
were observed for the CRYOFET devices prepared without this additional 
processing. For the devices in the subgroup which received this additional 
treatment, this leakage was eliminated. Further, these devices also provided 
lower threshold voltages for both the conventional P-P as well as the N-N 
CRYOFETs. Accordingly, this additional processing is to be preferred and the 
bulk of the measurements reported in Section 5.0 deals with measurements on 
devices in this subgroup. 
24 
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S~O CRYOFET AND MOSFET MEASUREMENTS 
Evaluation of the CRYOFET requires controlled comparative measure-
ments of the properties of the device and conventional MOSFET versions under 
identical operational conditions. While some data already exists for 
conventional MOSFETs at low temperature, the performance characteristics and 
optimization criteria of the CRYOFETs are essentially unexplored •. The pro-
cessing mask, described in Section 3.0, permits a wide range of device 
geometries to be studied. The range of substrate resistivities used in the 
processing, described in Section 3.0, permits the effect of impurity concen-
tration to be studied. The measurement plan evolved on this program was 
designed to facilitate these studies and to provide the required comparative 
measurements based o~ the intended use of these devices as high impedance 
detector preamplifiers. This requires operation in the source-follower mode 
with bias selected to promote a gain near unity. 
5.1 Measurement Pl an 
5.1.1 Room Temperature Measurements 
The processed wafers were initially probed at room temperature. Only 
the conventional MOSFET type are expected to exhibit MOSFET characteristics, 
i.e., .the P type source/drains on n-type substrates and the N type source/ 
drains on p-type substrates. These devices were checked for gate-controlled 
channel turn-on and for shorts and opens. The CRYOFETs with their N type 
source/drains on n type substrates exhibited source-drain shorts while the 
mixed types with source and drains of different conduction type exhibited 
diode action between the source and drain. All gates are required to be 
electrically isolated from the substrate. The probe results were used to 
verify satisfactory processing and to select wafers and die for packaging, in 
preparation for the cryogenic measurements. When packaging was completed, 
selected conventional devices were measured at room temperature for MOSFET 
characteristics. These measurements, which were repeated at cryogenic 
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temperatures consisted of characteristic MOSFET curves (lOS vs VOS for various 
VGS)' VT, threshold voltage at which channel conduction initiates, leakage and 
junctton breakdown voltage, VBVO' at which the gate voltage loses control of 
the current and gate breakdown voltage, VBVG • The schematic circuit 
approaches to these measurements are shown in Fig. 5.1. Since gate breakdown 
results in gate destruction, this test was limited to exploratory trials and 
was omitted from the standard test sequence. Capacitance measurements 
(described in 5.1.2) were also performed at room temperature. 
5.1.2 Cryogenic Measurements 
The die packaged in 42-pin packs were installed in a helium dewar for 
the cryogenic tests. A fixture to accommodate the packs was mounted on the 
dewar heat sink and included a heater to raise the temperature of the devices 
and a thermometer to sense the temperature. In the early measurements, an 
Allen Bradley 5.1 K ohm resistor was used as the thermometer. A previously 
calibrated resistance curve covering the range of 4.2-45 K was utilized. For 
temperatures below 4.2 K, the forward voltage drop across a silicon diode 
passing 1 ~amp current was utilized •. An existing calibration curve to 4.2 K 
was linearly extrapolated for the lower temperatures. These lower temper-
atures were obtained by reducing the vapor pressure above the liquid helium 
reservoir. The lowest temperature achieved was approximately 2.4 K. 
Similar MOSFET characterization screening tests as were carried out 
at room temperature were performed at the cryogenic temperatures. At these 
temperatures, the MOSFET measurements were supplemented by measurements on the 
CRYOFETs (cryogenic MOSFETs). For the CRYOFETs, the opposite polarity voltage 
is used on the gate and drain. 
Following the preliminary curve-tracer screening, representative 
samples of those device types and geometries which exhibited acceptable char-
acteristics were chosen for detailed evaluation of preamplifier performance 
parameters. These included the gate-to-source capacitance, the source-
follower gain and the noise as a function of frequency and temperature. 
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Fig. 5.1 Curve-tracer measurements. 
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5.1.2.1 Capacitance 
The gate-source capacitance measurements were performed using the 
test set-up depicted in Fig. 5-2. Coaxial leads from the dewar gate and 
source terminals were fed to the PAR C-V plotter. The C-V plotter measures 
the capacitance as a function of dc bias applied to the gate. This capac-
itance is determined by the application of a 1 MHz small signal to the gate 
and the measurement of the current at 90° phase shift by the use of a phase 
sensitive lock-in amplifier. The system is calibrated by use of known 
standard capacitors. This procedure subtracts out the capacitance to ground 
contributions of the cables. To account for the parasitic capacitance asso-
ciated with the chip and the package in which the chip is mounted, a fixed 
capacitance value was subtracted from the measured capacitance values of the 
devices. This fixed value was deduced by scaling the reduced capacitance 
values so that they became proportional to the gate areas of the MOSFETs or 
CRYOFETs for each width set. 
5.1.2.2 Source-Follower Ga;n 
The source-follower gain measurements were performed using the test 
set-up shown schematically in Fig. 5.3. A 10 mV sine wave reference signal 
derived from the Quantek Wave Analyzer was impressed on the MOSFET or CRYOFET 
gate and the source-follower output.of the device using a 105 ohm source load 
resistor was fed to the input of the wave analyzer. The gate and drain of the 
MOSFET or CRYOFET were biased up in common with the voltage adjusted to 
provide a gain of 0.98 where this value could be achieved. The polarity of 
the bias shown applies to the CRYOFET. The polarity of this voltage is 
reversible to accommodate the conventional MOSFETs. The wave analyzer follows 
the reference signal in frequency and can be automatically swept across a 
frequency range. The system was calibrated to a gain of one by feeding" the 
reference Signal directly back to the input of the wave analyzer. 
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Fig. 5.2 Gate-to-source capacitance test setup. 
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5.1.2.3 Noise 
The noise measurements were performed using the test set-up shown 
schematically in Fig. 5.4. These measurements followed those of the gain 
measurements and were made under the same bias conditions. This allowed the 
noise measurements to be compared under identical MOSFET or CRYOFET gains 
which were adjusted to be equal to 0.98 where this value could be achieved. 
The noise spectrum was measured over the 1-100 Hz frequency range using the 
Hewlett Packard 3582 Spectrum Analyzer. The PAR 113 amplifier was operated in 
the ac mode because this is easier to experimentally perform. As is demon-
strated, the noise spectrum measured was found to be identical with that 
obtained with operation in the dc mode after the dc source offset voltage was 
compensated. 
5.2 Measurement Results 
In this section, measurement results and analyses of these results, 
where appropriate, are presented. It is convenient to initiate the presenta-
tion with the gate to source capacitance measurements. 
5.2.1 Gate to Source Capacitance 
The gate to source capacitance of the MOSFET or CRYOFET, when 
operated as a source-follower detector preamplifier, can influence signal/ 
noise optimization dependent on the choice of load resistor and operating 
frequency. The capacitance consists of the in-series sum of the capacitance 
of the gate oxide and of a capacitance associated with a possible space charge 
region in the silicon under the gate. In general, for high quality oxide, the 
capacitance is essentially independent of voltage and temperature. For the 
silicon, the voltage dependence depends on the voltage polarity. Negative 
polarity in n-type silicon depletes the silicon surface under the oxide and 
yields a voltage dependent capacitance. Positive polarity accumulates 
negative charge and has the effect of extending the source/drain contacts. 
The voltage dependence in this case is minor. Since the CRYOFETs operate with 
this polarity in the accumulated mode, the capacitance measured under this 
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condition is appropriate. This capacitance is expected to be essentiaiiy that 
of the gate oxide with the substrate playing a minor role. Experimental 
mesurements are presented which are consistent with these considerations. 
Gate to source capacitance measurements have been performed at 
ambient and cryogenic temperatures as a function of gate voltage for both 
polarities. As expected, surface depletion leading to a reduced capacitance 
was observed for the negative polarity but the capacitance with positive 
polarity was essentially independent of voltage. In some cases, at low 
temperatures, a minor shallow maximum of less than 10 percent was observed. 
In Table VIII, the results of the measured values of gate to source 
capacitance obtained for this positive polarity are tabulated for the N-N 
CRVOFETs and P-P MOSFETs (columns 2 and 3) in package No. 127-B-2-1 at room 
temperature. 
Table VIII 
Measured, Reduced and Calculated Values of Gate-Source 
Capacitance, Package No. 127-B-2-1 at 300 K 
Device 
6-10 
15-10 
37-10 
93-10 
6-25 
15-25 
37-25 
93-25 
N-N Type P-P Type Reduced 
Measured Values, Values, (pfd) 
( pfd) 
3.2 
4.4 
5.6 
10.3 
6.0 
7.0 
10.1 
18.7 
3.4 
4.0 
6.6 
10.2 
6.0 
7.6 
10.4 
19.0 
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0.3 
1.2 
·3.1 
7.3 
1.0 
2.3 
5.3 
13.8 
Calculated 
Val ues, (Pfd) 
0.48 
1.2 
3.0 
7.5 
1.2 
3.0 
7.5 
18.7 : 
'1' Rockwell International 
Science Center 
SC5299.13FR 
The measured values include parasitic contributions from the chips 
and the flat pack. Near identical values are obtained for the N-N CRYOFETs 
and P-P MOSFETs of similar geometry. The reduced values were obtained by 
deducing a common capacitance, Co' value for each MOSFET or CRYOFET width 
which was subtracted from the measured values. This capacitance was obtained 
by requiring the reduced values to scale with the MOSFET or CRYOFET gate 
areas. A sample calculation applicable to the 25 mil width device to obtain 
this value is shown below. Three ratios are formed of the 93.8/37.5, 37.5/15 
and 15/6 micron MOSFET or CRYOFET channel lengths and the indicated equations 
were solved for Co. The measured capacitance values used were the average of 
the values tabulated in column 2 and 3. The average of the Co was then used 
to reduce the measured values to those tabulated in column 4. The Co values 
obtained by this procedure are Co = 3.0, 5.0 and 11.2 for the respective 10, 
25 and 62.5 mil MOSFET or CRYOFET gate widths. 
93-25 
37-25 
37-25 
15-25 
15-25 
6-25 
18.85 - Co _ 93.8 = 2.5 ; Co = 4.5 pfd 
10.25 - Co - 37.5 
10.25 - Co _ 37.5 = 2.5 Co = 5.3 pfd 
- 15 
7.3 - Co _ 12. = 2.5 
- 6 6.0 - Co 
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The reduced values are compared with calculated oxide capacitance 
values using Kox = 3.9 5 the measured oxide thickness of 1100 A and the 
tabulated area values of Table I. The calculation is based on the parallel 
plate capacitance formula· 
where 
and 
c _ Kox eo A 
ox - ...I pfd 
Kox is the dielectric constant of the oxide, 
A is the area of the oxides 
d is its thickness, 
EO is the permittivity of free space = 8.85 x 10-2 pfd/cm. 
(4 ) 
Approximate agreement within about 25% between the calculated values and the 
reduced values is obtained. In Tabl~ IXs the results for the T = 5 K 
measurements are tabulated for the N-N devices in package No. 127-B-2-1. 
Table IX 
Measured, Reduced and Calculated Values of Gate-Source 
Device 
6-10 
15-10 
37-10 
93-10 
6-25 
15-25 
37-25 
93-25 
Capacitance No. 127-B-2-1 (5 K) 
N-N Type Reduced 
Measured, (pfd) Val ues, (pfd) 
3.5 
4.3 
5.5 
10.0 
5.8 
6.8 
10.0 
18.4 
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2.5 
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2.1 
5.3 
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Calculated 
Values, (pfd) 
0.48 
1.2 
3.0 
7.5 
1.2 
3.0 
7.5 
18.7 
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These measurements give results that are virtually unchanged from the 
300 K results of Table VIII and agree equally well with the calculated values. 
The lack of a temperature dependence and the general agreement with 
calculations based on the oxide capacitance, indicates that the gate-source 
capacitance of the CRYOFETs is essentially that of the gate oxide capacitance 
when parasitic capacitance values are subtracted out, in agreement with 
theoretical expectations. 
Incomplete capacitance measurements were performed on the devices of 
package No. 127-A-2-1 of 62.5 and 156 mil widths at room temperature. Spot 
checks indicated that the reduced values gave comparable good agreement with 
calculated oxide capacitance values. Accordingly, the calculated values for 
the devices in No. 127-A-2-1 are tabulated for reference in Table X. 
Table X 
Calculated Gate-Source Capacitance 
(No. 127-A-2~1 at 300K) 
MOSFET Device Calculated 
Values, (pfd) 
6-62 
15-62 
37-62 
93-62 
6-156 
15-156 
37-156 
93-156 
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The reduced and calculated gate-source capacitance values in Tables 
ViIi, iX, and X applY to the indicated MOSFETor CRYOFET devices. When they 
are packaged, some parasitic capacitance must be accepted. In well designed 
packages appropriate for individual devices, this may aggregate an additional 
0.5 to 1.0 pfd. 
5.2.2 CRYOFET and MOSFET Characteristic Curves 
The characteristic curves, the voltage threshold and the source-drain 
leakage are important parameters that control the MOSFET or CRYOFET perform-
ance. In this section, we first present data obtained from the first group in 
lot 2. this group exhibited threshold and leakage problems which were cor-
rected in the second group of lot No.2. 
As discussed in Section 3, the set of devices consists of 4 widths, 
W, and 4 channel lengths, L, and each set includes two chips, A and B. The 
photographed I vs V characteristics at T = 300 for a set of conventional 
MOSFETs (P-P) fabricated in wafer No. 127 (p = 0.9 W cm) are shown in 
Figs. 5-5, 5-6, and 5-7. Measured values of VT and VBVO are tabulated in Fig. 
5-7. The expected geometry trend for MOSFET device transconductance (~~) to 
be proportional to WjL appears to be realized. The measured VT value basgd on 
the customary arbitrary criteria (I = 10 ~amps), shows an unexpected approxi-
mate correlation with MOSFET channel length. This criteria is based on the 
assumed linear current dependence of the MOSFET on voltage at low drain volt-
ages. The threshold may also be obtained from the saturation range of the 
MOSFET where IO,S a (VGS-VT)2. For this determination the square root of the 
measured IO,S' in the saturated range, js plotted against VGS and extrapolated 
to lOS = 0 where VT = VGS • An example of this procedure is shown in Fig. 5-8 
for MOSFET I-37-10. These VT values also appear in the tabulation. While the 
values tend to be somewhat lower, they do not differ significantly. Both sets 
indicate a higher than expected threshold voltage which suggests that the con-
centration of surface states at the silicon-oxide interface may be excessive. 
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# 1 - 127-B-5; 1-6-10 (P-P); 300 K 
:# 3 -127-B-S; 1-15-10 (P-P); 300 K 
=. 5 - 127-B-S; 1-37-10 (P-P); 300 K 
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# 2 - 127-B-S; 1-6-25 (P-P); 300 K 
# 4 - 127-B-S; 1-15-25 (P-P); 300 K 
:# 6 - 127-B-S; 1-37-25 (P-P); 300 K 
Fig~ 5.S I vs V characteristics showing MOSFET geometry effects (I) 
(T = 300K). 
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#1 -127·8-5; 1·93·10 {P·P);300 K #2 - 127·8-5; 1·93·25 (P·P); 300 K 
#3 - 127·A·S; 1-6-62 (P·P); 300 K #4 - 127·A-5; 1·6·156 (P·P); 300 K 
#5 -127·A-S; 1·15-62 (p·P); 300 K #6 -127·A-5; 1·15·156 (p·Pl;300 K 
Fig. 5.6 I vs V characteristics showing MOSFET g~~try effects (II) 
(T = 300K). 
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#1 - 127-A-S; 1-37-62 (P-P); 300 K #2 - 127-A-S; 1-37-156 (poP) 300 K 
#3 - 127-A-S; 1-93-62 (P-P); 300 K #4 -127-A-S; 1-93-156 (P-P) 300 K 
127-B-S 127-A-S 
VT @ 10 J.La I VT I VT @10J.La VT 
DEVICE I (MEASURED) (I vs V) V BVD @ 1 J.La DEVICE (MEASURED) (I vs V) VVBD@1j.la 
1-6-10 5.6V 10 V 1-6-62 4.4 V 18 V 
1-15-10 7.8 6.8 >30 1-15-62 5.8 5.9 >35 
1-37-10 9.4 8.4 >30 1-37-62 7.2 6.6 >30 
1-93-10 10.2 8.7 >30 1-93-62 8.3 7.5 >30 
1-6·25 3.4 4 F6-156 3.4 14 
1-15-25 7.6 7.4 >35 1-15-156 4.8 4.2 >35 
1-37-25 9.5 8.8 >35 )-37-156 5.8 5.6 >35 
1-93-25 11.0 9.7 >35 1-37·156 7.1 6.6 >35 
Fig. 5.7 I vs V charactef'i sti cs showing MOSFETgeometry effects (II I) 
(T = 300 K). 
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lA. > 
1.2 
1.0 
0.2 
0.00 2 4 6 8 10 12 14 
VGS (VOLTS) 
127-805, T = 300 K 
DEVICE 1-37-10 
16 18 20 
Fig. 5.8 MOSFET threshold determination from I vs V characteristic. 
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The low temperature characteristics of selected conventional MOSFETs 
formed in wafer No. 127 are shown in Fig. 5-9. These data were taken nominal-
ly at 4.2 K but the power dissipated in the devices under test, raised the 
devices to the indicated temperature. At the lowest power at which character-
istics can be obtained on the curve tracer, the conventional P-P (p-channel) 
devices show marked hysteresis effects. As the power is increased (and 
temperature raised), the characteristics clean up and the hysteresis vanishes. 
The characteristic for 1-37-25 at different current (and power)" levels, photos 
No. 2 and No.4, shows this effect. _ 
The characteristics of selected N-N CRYOFETs devices on this chip are 
shown in Fig. 5.10. These devices all show families of I vs V curves that are 
free of hysteresis effects. There is, however, evidence of current leakage 
between the source and drains without any applied gate voltage. The char-
acteristics on the left side of the page, photos No.1, No.3, and No.5, were 
obtained without any gate offset voltage. Those on the right side were ob-
tained with selected opposed offset voltages in an attempt to minimize this 
leakage. The source-drain channel resistance associated with this leakage 
scales up approximately with the device channel length aggregating approxi-
mately 60, 125, 350, and 800 ohms for the respective 6, 15, 37.5 (not shown) 
and 93.8 micron channel lengths. The effect of the opposed offset gate 
voltage increases this resistance (decreases leakage current) to about 5000 
ohms. The presence of leakage does not rule out the use of the CRYOFETs but 
it does limit its range of applicability. Fortunately, as will be shown, it 
was el imi nated. by the additional processi ng carri ed out with the subgroup of 
lot No~ 2. 
The low temperature tests on MOSFETs and CRYOFETs formed on wafer 69 
(3.0 ohm cm) of this series showed qualitatively similar characteristics. 
This includes the hysteresis effects in the P-P devices and the leakage cur-
rents in the N-N devices. In Fig. 5.11, one characteristic of a P-P device is 
shown, photo No.1, and several N-N CRYOFETs. Leakage current is reduced with 
gate offset voltage to increase source to drain resistance to about 30 K ohm. 
In the presence of this leakage it is possible to operate the CRYOFETs in the 
depletion mode. This is shown in the bottom characteristic of photo No.5. 
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#1 -127-8-2-1; 1-6-10 (P-P): T = 8 K 
#3 -127-8-2-1; 1-37-10 (P-P); T = 6 K 
#5 - 127-8-2-1; 1-93-10 (P-P); T = 5 K 
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#2 -127-8-2-1; 1-37-25 (P,P); T = 6 K 
#4 -127-8-2-1; 1-37-25 {poP}; T = 16 K 
=6 -127-8-2-1; 1-93-25 (P-P) T = 4_5 K 
Fig. 5 .• 9 I vs V characteristics showing MOSFET gceometry effects at low 
temperatures. 
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#1 -127-8-2-1; 11-6-25 (N-N); NO OFFSET; T = 4.2 K #2 -127-8-2-1; 11-6-25 (N-N);WITH OFFSET; T =4.2K 
#3 -127-8-2-1; 11-15-25 (N-N); NO OFFSET; T = 4.2 K #4 -127-8-2-1; 11-15-25 (N-N); WITH OFFSET; T = 4.2 K 
#5 -127-8-2-1; 11-93-25 (N-N); NO OFFSET; T = 4.24 K #6 -127-8-2-1; 11-93-25 (N-N); WITH OFFSET, T = 4.2 K 
Fig. 5.10 I vs V characteristics showing CRYOFET geometry effects at low 
temperatures and source-drain 1 eakage. 
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#1 - 69-8-2-1; 1-37-10 (P-P); T = 4.3 K 
#3 - 69-8-2-1; 11-37-10 (N-N); WITH OFFSEt; T = 4.3 K 
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# 2 - 69-8-2-1; 11-15-10 (N-Nl WITH OFFSET; T = 4.3 K 
#4 - 69-8-2-1; 11-93-10 (N-Nl WITH OFFSET; T = 4.3 K 
# 5 - 69-8-2-1; 11-93-10 (N-N); DEPLEnON MODE; T = 4.3 K 
Fig. 5.11 I vs V characteristics of CRYOFETs and offset gate voltage to 
reduce leakage; operation in depletion mode. 
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The low temperature survey of devices obtained from the first group 
of lot No.2 is concluded with the set of I vs V characteristics shown in Fig. 
5.12. These include mixed devices in which a P diffusion and an N diffusion 
are utilized a~ source and drains of a MOSFET. In photo No.3 an N-P device 
and in photo No. 2 a P-N device is shown. These devices exhibit a source-
drain offset voltage of about 1 volt before channel modulation by gate voltage 
becomes effective. Such devices have no obvious advantages. 
Included on Fig. 5.12, are the characteristics of MOSFETs and 
CRYOFETs fabricated on the "PH substrate which is p-type. On this substrate 
the P-P devices represent the CRYOFET accumulation mode of operation. The I 
vs V characteristics of four of these devices are shown in photos No. 1-4. 
These accumulation mode devices exhibit hyteresis effects. Also shown is a 
concentional N-N MOSFET on· the P substrate. This device sh'ows no hysteresis 
effects but exhibits leakage between source and drain (photo No.5). 
The se~ond group of lot No. 2 received additional processing which 
included growth of an additional thickness of field oxide and a phosphorus 
gettering treatment. This processing was designed to lower the voltage thres-
hold of the CRYOFETs and to reduce the leakage current between the source and 
drains which were found in the CRYOFETs produced in the first group of lot No. 
2. Data presented here will show that this treatment was highly effective. 
In Fig. 5.13, the 4.2 K I vs V characteristics of selected N-N 
CRYOFETs processed on wafer 68 (3.0 ohm cm) in the second group of lot No. 2 
are presented. No evidence of leakage is shown on any of these traces. 
Separate measurements have indicated that. the leakage current at 4.2 K falls 
below the 10-9 ampere range. As will be shown, leakage current at higher 
temperatures, 1 imits the operati on of the CRYOFETs. The upper temperature 
limit is approximately 20 K. Also tabulated are the measured voltage thres-
holds at 300 K and 4.2 K for the MOSFETs and for the N-N CRYOFETs at 4.2 K. 
These measurements confirm that the additional treatment has reduced thres-
holds. The CRYOFETs show low thresholds which contributes to their advantages. 
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#1 -127-B-2-1; 111-37-10; (N-P); T = 4.3 K 
# 3 - P-B-2-1; 1-37-10 )P-Pl; P SUBSTRATE; T = 4.3 K 
# 5 - P-B-2-1; 11-37-10 (N-N); P SUBSTRATE; T = 4.3 K 
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# 2 - 127-B-2-1; 111-93-10 (P-N); T = 4.3 K 
# 4 - P-B-2-1; 1-37-25 (P-P); P SUBSTRATE; T = 4.3 K 
Fig. 5.12 I vs V characteristics of eRYOFETs with mixed conductivity 
types for sourc~ and drains and on .p-type substrate. 
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#1 - 68-8-3-2; 11-15-10 (N-N); 4.3 K #2 -68-8-3-2; 11-15-25 (N-N);4.3 K 
#3 - 68-8-3-2; 11-37-25 (N-N); 4.3 K #4 - 68-8-3-2; 11-93-10 (N-N); 4_3 K 
68-8-3-2 
(300 K) (4.3 K) (4.3 K) 
DEVICE VT @ 10~a . VT@10~a DEVICE VT @ 10~a 
1-6-10 1.5 V 2.0 V 11-6-10 
1-15-10 11-15-10 0.33 V 
1-37-10 2.5 2.3 11-37-10 0.44 
1-93-10 2.9 2_4 11-93-10 0.80 
1-6-25 1.8 11-6-25 0.03 
1-15-25 2.0 2.0 11-15-25 0.155 
1-37-25 2.2 2.2 11-37-25 0.46 
1-93-25 2.5 2_2 11-93-25 
Fig. 5.13 I vs V characteristics of CRYOFETs from 2nd group of lot No.2 
with leakage between source and drain eliminated. 
48 
C,l' ; 
'1' Rockwell International Science Center 
SC5299.13FR 
5.2.3 Source-Follower Gain 
'" 
For use with high impedance detectors, the major role of the MOSFET 
or CRYOFET device is to act as an impedance convertor. It accepts the high 
impedance signal from the load resistor used with the detect~r and converts it 
to a low impedance signal which can then be signal processed without dif-
ficulty. The device is used in the source-follower mode with a maximum pos-
sible gain of one. Obviously, it is desirable to come as close to one as is 
practical. 
The parameters that control the gain when operating as a source-
follower are the gate voltage, the drain voltage and the choice of source 
resistance across which the output signal is developed. Since these param-
eters may also affect the power dissipated and the noise developed in the 
device, it is obvious that a consistent criteria be developed if meaningful 
comparative measurements of gain and noise are to be made. 
The applied voltage needed to obtain a given gain was found to depend 
on the choice of source resistor. A limited study using 103, 105, and 107 ohm 
resistors indicated that the choice of lOS permitted the use of the lowest 
voltage. This value was accordingly adopted. 
The measured noise showed, for the devices surveyed, a variable 
dependence on gain. In some devices, noise was highest at low gains while in 
others, the reverse was true. In Fig. 5.14, the measured noise as a function 
of gain, is shown for a N-N and P-P device at 4.2 K. In these devices, there 
is a near linear dependence of noise on gain at the lower gains followed by a 
variable behavior at higher gains. Misleading inferences on noise may be 
drawn unless a suitable reference gain is established. 
The power dissipated in the MOSFETs or CRYOFETs also strongly depends 
on gain. In Fig. S.lS; this power is plotted against gain for these same 
devices. The conventional P-P MOSFET device is seen to require substantially 
higher powers to realize a given gain. At a gain of 0.98, the conventional 
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_11·15-62 
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Vo=VG 
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NOISE AT 10 Hz (pV/y''Hz) 
0.40 
Fig. 5.15 Del'endence of device power dissipation vs gain. 
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MOSFET requires a power more than two orders of magnitude higher than that 
required for the CRYOFET. 
The frequency dependence of the source-follower gain was investigated 
using Rs = 105 ohms. It was found to be independent of frequency in the 1-100 
Hz frequency range studied. This result was expected. A frequency dependence 
can be anticipated when the RsCs product of the source limits response. This 
would require a frequency greater than f = 2~R1C which for Rs = 105 ohms; 
C ~ 10 pfd is f = 1.6 x 105 Hz. s s 
Based on these experimental observations and taking into acc'ount, 
that for source-follower operation, a gain near unity ;s desirable, the 
following criteria were adopted on gain for MOSFET, CRYOFET comparison: 
1. Use a common voltage for the gate and drain; VG = Vo with Rs = 
105 ohms. 
2. Increase this voltage until the measured gain reaches 0.98 or 
the maximum voltage of the power supply (V = 24V) ;s reached. 
3. Measure the source voltage and noise. 
These criteria were used to develop the source-follower amplifier performance 
comparisons for these devices. 
5.2.4 Noise 
The noise of the MOSFET or CRYOFET is of fundamental interest in 
defining its role as a detector preamplifier at low temperature. It has long 
been known that the presence of the silicon-oxide interface over the conduct-
ing channel provides the major source of the l/f noise associated with this 
type of device. This circumstance is explained theoretically by the 
generation-recombination process at this interface which causes the population 
of free charge carriers in the conducting channel to fluctuate. At low 
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temperature, this noise may be augmented by a contribution from the injection 
or collection process at the source and drain respectively. 
These considerations suggest that the CRYOFETs may have a noise 
advantage over conventional MOSFETs at low temperature but that the major 
noise would continue to be dominated by the llf noise contributions afforded 
by the silicon-oxide interface under the gate contact. The measurements to be 
reported, in which lower noise is obtained with the CRYOFETs, but the noise is 
still of a 11f character is consistent with these expectations. 
5.2.4.1 Ac Coupling vs dc Coupling 
The MOSFET and CRYOFET when operated as source-followers exhibit 
voltage drops across their SOurce resistor. In the usual ac coupled signal 
processing approach, this voltage drop has no significance. For signal 
processing applicable to low frequencies, the ac coupling capacitor is omitted 
and the dc offset is compensated. This raises the question as to whether a 
measurement using dc compensation provides a different noise level than does a 
measurement using ac coupling. To provide an answer to this question, a 
selected CRYOFET was measured in both modes at various temperatures. The 
noise spectra obtained from these measurements, in photos, is shown in Figs. 
5.16 and 5.17. 
The narrow peak shown at 60 hz is a pickup contribution from the ac 
power mains. These results demonstrate that, within the experimental varia-
bility of a noise measurement, the results are identical. Similar measure-
ments carried out with conventional MOSFETs give the same result. The noise 
scale printed out on the photos must be reduced by 1000 to reflect the gain of 
1000 supplied by the PAR 113 amplifier used with these measurements. 
The data also show that noise in these devices apparently peaks at 
about T = 15 K before declining to the level it had at lower temperatures. 
This peak response may be associated with a selective trap activation energy, 
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# 1 -128-8-4-1: 11-37-10 (N-N); DC/C; T = 2.4 K 
#3 - 126-84-1; 11-37-10 (N-N); DC/C; T = 4.2 K 
#5 - 126-84-1; 11-37-10 (TJ-N); DC/C; T = 10 K' 
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#2 -126-B4-1; 11-37-10 (N-N); AC/C; T = 2.4 K 
#4 -126-8-4-1; 11-37-10 (N-N); AC/C; T = 4.2 K 
;:6 -126'-84-1; 11-37-10 (N-N); AC/C; T = 10 K 
Fig. 5.16 AC coupled and de coupled noise spectrums (T = 2.4; 4.2; 10K). 
(Printed scale should 'be reduced by 1000.) 
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SC82-16247 
#1 -126-B-4-1; 11-37-10 {N-N}; DC/C; T = 15.2 K #2 - 126.B-4-1; 11-37-10 (N-N); AC/C; T = 15.2 K 
#3 -126-B-4-1; 11-37-10 (N-N); DC/C; T = 20 K #4 -126-84-1; 11-37-10 (N-N);AC/C;T = 20 K 
Fig. 5.17 AC coupled and de coupled noise spectrums (T = 15.2; 20K). 
(Printed scale should be reduced by 1000.) 
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activated at ~ 15 K by the displacement of the Fermi level, which influences 
the generation-recombination process. 
5.2.4.2 Source-Follower Noise Measurements 
Taking note of the experimentally demonstrated fact that ac coupled 
noise measurements give the same results as the dc coupled measurements, 
further noise measurements were limited to ac coupled measurements. This was 
done because this measurement is easier and faster to implement. Noise 
measurements were carried out as a function of frequency for all operating P-P 
and N-N devices on chips of the four substrate resistivities at 4.2 K. 
Selected temperature measurements in the range 2.4-27 K were also made. In 
general, the character of the curves indicated a 11f power spectrum and were 
all similar to those appearing in Figures 5.16, 5.17. Graphical plots on log-
log paper of some of the noise data vs frequency (not shown) indicated that 
the noise voltage accurately declines as fl/2 in the 1-100 Hz range which ;s 
consistent with the postulated 11f power spectrum. To make possible a simple 
noise comparison, the noise obtained at one frequency, 10 Hz, was accordingly 
tabulated. 
5.2.5 Source-Follower Amplifier Performance 
A systematic comparative study was made of the source-follower 
amplifier performance of the conventional MOSFETs and the CRYOFETs prepared 
from the second group of lot No.2. The study included device geometry, 
substrate resistivity, temperature, and for the noise, frequency. This study 
follows the criteria adopted in sections 5.2.3 and 5.2.4. Thus, comparison 
was made with the devices biased up (VD = VG) as source-followers to give a 
gain of 0.98 using a load resistance of 105 ohms. Tabulated data includes the 
parameters, VT' VBVD ' VD,G' VS' G, N @ 10 Hz, P and (w~N)N (10 Hz) and is com-
piled for the four n-type resistivity substrates processed, i.e.; 3.0; 0.90; 
0.22 and 0.13 ohm cm. Data at 4.2 K is tabulated for No. 68-B-3-1 (3.0 ohm 
cm) in Table XI, for No. 126-B-4-1 (0.90 ohm cm) in Table XII, for No. 27-B-3-
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2 (0.22 ohm em) in Table XIII and for No. 135-8-4-2 (0.13 ohm em) in Table 
XIV. In Tables XV, XVI and XVII, data covering the temperature range of 2.4-
27 K is given respectively for No. 126-B-4-1, No. 27-B-3-2 and for No. 135-B-
4-2. 
These data have been examined at 4.2 K for correlation with device 
geometry, substrate resistivity and MOSFET or CRYOFET device type. Correla-
tion trends discussed for noise are based on a relatively small number of 
noise samples and this circumstance must weight the firmness of the con-
clusions. 
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Table XI 
Source-Follower Properties of No. 68-B-3-1 at 4.2 K 
(3.0 ohm cm) 
Device VT@10 lla VBVO@l lla VO,G Vs Ga;n 
(V) (V) ( V) (V) 
1-6-10 2.1 13.0 -17.69 -14.96 0.98 
1-15-10 
1-37-10 2.2 >18 -24.06 -19.76 0.96* 
1-93-10 2.4 >18 -24.13 -19.28 0.96* 
1-6-25 2.0 6.5 -11.53 -9.38 0.98 
1-15-25 2.0 >18 -17 .84 -14.9 0.98 
1-37-25 3.5 >18 -24.14 -17.89 0.95* 
1-93-25 3.6 >18 -24.14 -17.73 0.94* 
II-6-10 0.17 0.19 1.74 1.59 0.98 
II-15-10 
II-37-10 0.46 3.0 2.84 2.36 0.98 
II-93-10 0.80 9.0 
11-6-25 0.07 0.075 1.71 1.64 0.98 
II-15-25 0.33 1.0 1.37 1.04 0.98 
II-37-25 0.47 3.0 2.15 1.65 0.98 
II-93-25 0.74 >18 
( 1) Gate open 
(2) Drain to gate short 
(·3) 0.2 gain with Vo G = 0 (source-drain leakage) 
(4) Dissipated power'raised temperature 
* Highest gain achievable with existing power supply 
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N@10Hz P(OIS) (w~N)N 
(llV/IHz) (llW) 
4.33 2646 2.1 
(1) 
0.897 4754 2.7 
0.498 4652 3.8 
2.63 1082 3.2 
4.23 2658 13 ( 4) 
8.31 4319 64 (4) 
8.35 4280 163 (4 ) 
1.58 27.7 0.76 
(1) 
1.12 67.0 3.4 
( 2) 
0.985 28.0 1.2 (3) 
1.44 14.2 4.3 
0.871 36.1 6.5 
(1 ) 
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Table XII 
Source-Follower Proper~ies of No. 126-B-4-1* at 4.2 K 
(0.90 ohm cm) 
Device Vr@10 ].Ia VSVD@l ].Ia VD,G Vs Gain 
(V) (V) (V) (V) 
1-6-10 2.0 3.0 -2.80 -0.735 0.96 
1-15-10 0.6 0.6 -1.12 -0.511 0.98 
1-37-10 2.2 >20 -3.717 -1.155 0.94 
1-93-10 2.0 >20 -2.875 -0.917 0.89 
1-6-25 
1-15-25 
1-37-25 1.6 1.0 -9.787 -7.41 0.98 
1-93-25 
11-6-10 0.19 0.18 0.570 0.396 0.97 
II-15-10 0.35 0.52 0.621 0.273 0.97 
II-37-10 0.54 1.5 1.546 0.978 0.95 
11-93-10 0.86 5.5 2.00 1.135 0.89 
II-6-25 0.04 0.03 0.525 0.493 0.97 
11-15-25 0.33 0.60 0.809 0.464 0.98 
II-37-25 
11-93-25 0.70 3.0 2.07 1.175 0.86 
(1) Drain-source leakage 
* Data taken before criteria of G = 0.98 was adopted. 
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N@10Hz P(DlS) (w~N)N 
(].IV/IR'Z) (].IW) 
3.6 20.6 1.8 
12.0 5.7 14 
4.19 42.9 13 
6.22 26.4 51 
(1) 
( 1) 
11.1 725 83 
(1 ) 
0.819 2.3 0.40 
1.37 1.7 1.7 
1.03 15.1 3.2 
0.650 22.7 5.6 
0.561 2.6 0.68 (1) 
0.685 3.8 2.1 
(l) 
1.52 24.3 32 
Oevice 
1-6-10 
1-37-10 
I-6-25 
1-37-25 
II-6-10 
II-15-10 
II-15-25 
II-37-25 
II-93-25 
Table XIII 
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Source-Follower Properties of No. 27-8-3-2 at 4.2 K 
(0.22 ohm cm) 
Vr@10 \la VSVO@l \la 
(V) (V) 
3.0 >18 
3.0 >18 
3.2 >18 
3.0 >18 
0.22 0.20 
0.38 0.52 
0.37 0.50 
0.60 1.0 
0.82 2.5 
VO,G Vs Gain 
(V) (V) 
-7.47 -3.38 0.98 
-24.1 -17.8 0.98 
-5.60 -2.10 0.98 
-7.60 -3.60 0.98 
0.85 0.65 0.98 
1.20 0.83 0.98 
0.86 0.50 0.98 
1.74 1.14 0.98 
7.65 6.60· 0.98 
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N@10Hz Power C!l~N)N 
(\lV/1Hz) (\lW) 
-
3.86 252 1.9 
6.30 4272 19 
4.36 118 5.2 , i 
1.06 274 8.0 
0.660 5.5 0.32 
1.26 9.9 1.5 
1.12 4.3 3.4 
1.12 19.8 8.4 
0.760 505 14 
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iable XiV 
Source-Follower Properties of No. 135-B-4-2 at 4.2 K 
(0.13 ohm cm) 
Device V~10 jJ.a VBVO@l \.Ia VO,G Vs Gain N@10Hz Power (w~N)N 
(V) (V) (V) (V) (\.IV/1HZ) ( \.I W) 
1-6-10 4.0 >18 -24.1 -19.4 0.98 23.7 4675 11.6 
1-15-10 ( 1) 
1-37-10 5.9 >18 -24.1 -18.4 0.96* 60.0 4434 - 187 
1-93-10 7.2 19 -24.1 -18.0 0.95* 26.0 4338 205 
1-6-25 4.6 19 -15.6 . -11.3 0.98 13.0 1763 15.9 
1-15-25 4.2 19 -24.0 -19.1 0.98 20.1 4584 61.5 
1-37-25 3.5 19 -24.1 -15.9 0.96* 207 3832 1617 
1-93-25 4.6 19 -24.1 -13.6 0.96* 112 3278 2182 
II-6-10 0.21 0.46 1.19 0.98 0.98 0.573 11.7 0.27 
II-15-10 0.46 0.54 1.35 0.98 0.98 1.41 13.2 1.7 
II-37-10 (1) 
II-93-10 1.1 3.0 11.0 9.56 0.98 1052 
II-6-25 (1) 
II-15-25 0.36 0.50 1.13 0.78 0.98 0.947 8.8 2.90 
II-37 -25 ( 2) 
11-93-25 ( 2) 
(I) Gate open 
(2) Drain to gate short. 
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Oevice T 
(K) 
I-37-25 2.5 
II-37-10 2.4 
lI-37-10 4.2 
lI-37-10 10 
II-37-10 15.2 
II-37-10 20 
II-37 -10 27 
Table XV 
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Source-Follower Properties of No. 126-S-4-1 
(0.90 ohm-em) 
VT@10 J.Ia 
(V) 
1.45 
0.54 
0.54 
0.47 
0.42 
0.34 
0.125 
(Various Temperatures) 
VSVO@l J.Ia VO,G 
(V) ( V) 
1.45 -24.0 
1.5 3.73 
1.5 2.58 
1.4 4.58 
1.2 5.16 
0.90 6.38 
0.125 
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Vs 
(V) 
-20.9 
3.23 
1.99 
3099 
4.61 
5.84 
Gain N@10Hz Power (wCN) G N 
(J.IVjlR'Z) (J.IW) 
0.98 32.3 5020 242 
0.98 1.38 120 4.1 
0.98 1.31 51.3 3.9 
0.98 1.77 183 5.3 
0.98 2.33 238 7.0 
0.98 1.26 373 3.8 
Device VT@10 lla 
( V) 
II-6-10 0.22 
II-15-10 0.40 
II-15-25 0.39 
II-37 -25 0.64 
II-6-10 0.18 
II-15-10 
II-15-25 0.325 
II-37-25 0.47 
II-6-10 0.09 
II-15-10 0.25 
11-35-25 0.22 
II-37 -25 0.36 
( 1) Gate open 
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Table XVI 
Source-Follower Properties of No. 27-B-3-2 
VBVD@l lla 
(V) 
0.24 
0.60 
0.60 
1.50 
0.19 
0.38 
0.90 
0.10 
0.32 
0.29 
0.74 
(0.22 ohm cm) 
(Various Temperatures) 
VD,G Vs 
(V) (V) 
T = 2.4 K 
1.14 0.922 
1.58 1.19 
1.08 0.698 
1.96 1.322 
T = 10 K 
1.82 1.64 
1.99 1.65 
4.85 4.28 
T = 18 K 
1.46 1.35 
2.04 1.74 
2.00 1.73 
4.36 3.92 
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Gain 
0.98 
0.98 
0.98 
0.98 
0.98 
0.98 
0.98 
0.98 
0.98 
0.98 
0.98 
N@10Hz Power (w~N)N 
(llV/1RZ) (llW) 
0.827 10.5 0.40 
1.18 18.8 1.4 
1.26 7.5 3.8 
1.14 25.9 8.6 
0.685 29.8 0.33 
(1) 
1.31 32.8 3.9 
1.10 207 8.2 
0.698 19.7 0.33 
0.985 35.5 1.2 
1.06 35.6 3.2 
0.735 171 5.5 
Device VT@10 \la 
(V) 
1-6-10 4.0 
1-6-25 4.6 
11-6-10 0.21 
II-15-10 0.46 
II-93-10 1.1 
11-15-25 0.36 
1-6-10 
1-6-25 
II-6-10 
II-15-10 
II-15-25 
1-6-10 4.0 
1-6-25 4.0 
II-6-10 0.12 
II-15-10 0.25 
11-93-10 
11-15-15 0.22 
Table XVII 
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Source-Follower Properties of No.135-B-4-2 
VBVD@l \la 
( V) 
>18V 
19 
0.46 
0.54 
3.0 
0.50· 
19 
19 
0.12 
0.32 
0.28 
(0.13 ohm cm) 
(Various Temperatures) 
VD,G Vs 
(V) ( V) 
T = 2.4 K 
-24.1 -19.4 
-14.8 -10.6 
1.28 1.06 
1.59 1.21 
15.2 14.6 
1.26 0.89 
T = 10 K 
-24.1 -19.3 
-24.1 -19.3 
1.90 1.70 
2.80 2.40 
2.10 1.80 
T = 18 K 
-24.1 -17.1 
-24.1 -17.4 
2.08 1.95 
2.63 2.35 
2.61 2.37 
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Gain 
0.98 
0.98 
0.98 
0.98 
0.98 
0.98 
0.98 
0.98 
0.98 
0.98 
0.98 
0.98 
0.98 
0.98 
0.98 
0.98 
N@lOHz Power (~)N 
(\lV/1HZ) (\lW) 
29.1 4675 14 
11.2 1569 13 
0.630 13.6 0.30 
1.14 19.2 1.4 
2.64 2365 19.9 
0.945 12.3 28 
39.5 4651 19 
28.2 4651 34 
0.822 32.3 0.39 
2.35 67.2 2.8 
1.48 37.8 4.4 
11.0 4121 5.3 
9.84 4193 12 
0.949 40.6 0.46 
0.860 61.8 1.0 
1.08 61.9 3.2 
~ 
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5.2.5.1 Device Geometry 
Noise measurements exhibit an unavoidable variability since they 
involve an integration of a multiplicity of random events. Careful examina-
tion of the noise data obtained for the different geometry devices at 4.2 K on 
the B chips indicates that no obvious correlation can be drawn between the 
measured noise and device geometry. (The larger geometries on the A chips 
were not surveyed since the higher capacitances are unfavorable for source-
follower application). This applies to both the MOSFETs as well as the 
CRYOFETs. On the other hand, the voltage required to achieve a gain of 0.98 
is definitely related to device geometry. This voltage scales up as the LjW 
device ratio which is consistent with the expected WjL dependence of device 
transconductance •. The dissipated power which is proportional to this voltage 
appears to follow the same LjW law. The normalized figure-of-merit 
(w~N)N' which it is desirable to minimize, increases with both channel length 
and gate width. These trends suggest that the smallest device tested with 
L = 6 ~m, W = 10 mils which.provides comparable noise, adequate gain and both 
lower power dissipation and lower figure-of-merit is the geometry choice for 
the CRYOFET. The tabulated figure-of-merit for the MOSFETs use the same 
capacitance values as for the CRYOFETs. Because of the opposite gate polarity 
of the MOSFETs, thi s may not be true at low temperatures. 
5.2.5.2 Substrate Resistivity 
The substrate resistivity is known to influence the voltage threshold 
of conventional MOSFETs at room temperature. The tabulated data suggests that 
this trend continues at 4.2 K. For the 3.0 (1.6 x 1015 cm-3) and 0.90 
(5.8 x 1015 cm-3) ohm cm substrate, the measured threshold is stabil i zed at 
the 2 volt range. For the 0.22 ohm cm (3.1 x 1016 cm-3) substrate, it rises 
to about 3 V and for the 0.13 ohm cm (6.0 x 1016 cm-3) substrate, it is still 
higher at the 4 V level. The noise obtained on these substrates for conven-
tional devices appears to show some correlation with increase of doping con-
centration. MOSFET devices on the 0.13 ohm em substrate, for example, show 
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substantially higher noise levels than on the other substrates. Finally the 
power dissipation of-the MOSFET at a gain of 0.98 shows a dependence on 
substrate. These parameters are plotted against substrate doping concentra-
tion for MOSFET 1-6-10 at 4.2 K in Fig. 5.18. The definition of these curves 
is limited by the small numbers of data points. In the case of the power the 
data point at 5.6 x 1015 was taken at a gain of 0.96. It was scaled to a 
power equivalent to a G = 0.98 using guidance obtained from the. P-P curve in 
Fig. 5.15. The data indicates a minimum at an uncertain concentration which 
is sketched in. 
For the CRYOFETs, the voltage threshold aggregates a fraction of a 
volt and while there is some suggestion that it depends on channel lengths, 
there appears to be no significant dependence on substrate resistivity. The 
noise of the CRYOFET, which is a factor of 2-4 times lower than the conven-
tional MOSFETs, shows a moderate decline with increase of doping concentration 
in the substrate. The figure-of-merit, moreover, follows the same trend. The 
power dissipated by the CRYOFET, also shows an apparent dependence on sub-
strate resistivity. In Fig. 5.19, the dependence of noise, figure-of-merit 
and dissipation power are plotted for CRYOFET device 11-6-10. In the case of 
power dissipation, the indicated value of 2.3 ~ watts obtained for a CRYOFET 
gain of 0.97 (No. 126-8-4-1) was scaled up to 4.6 ~W, following the guidance 
provided by the N-N curve in Fig. 5.15. The data point of the No. 68-8-3-1 of 
27.7 ~W lies off the graph but its relative position was used to define the 
curve. As with the power curve of Fig. 5.18, the small number of experimental 
points and the experimental uncertainity introduced by the scaling of the 
point at 5.6 x 1015 cm-3 makes the actually definition of the curve somewhat 
speculative. Nevertheless, the data indicates that some optimum doping 
concentration for minimum power exists for the CRYOFET. In comparing the 
curves of Figs. 5.18 and 5.19, the reduced scale of Fig. 5.19 should be 
noted. Taking account of the dependence of noise, figure-of-merit and power 
dissipation, a near optimum doping concentration is provided by the 0.22 ohm 
cm substrate at 3.1 x 1016 cm-3• The properties of this CRYOFET 
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(L = 6 ~ , W = 10 mils) at 4.2 K, are for a G = 0.98, P = 5.5 ~W, N (10 Hz) = 
0.66 ~v/IHZ with figure-of-merit = 0.32. 
5.2.5.3 Temperature Dependence 
The tabulated data of Tables XV, XVI and XVII, in conjunction with 
the 4.2 K data, is used to elucidate the influence of temperature on the 
performance in the 2.4-20 K range for the CRYOFET 11-6-10. In Fig. 5.20, the 
noise and calculated normalized figure-of-merits are plotted against temper-
ature. Only for the case of No. 126-8-4-1, did we make a noise measurement at 
15.2 K (spectrum appears in Fig. 5.17) which gave a peak value. The other 
noise curves were accordingly arbitrarily peaked in this temperature range to 
allow for a dependence which is expected but was not measured. At 4.2 K, 
noise data for device 11-6-10 on No. 126-8-4-1 was obtained as tabulated. 
Unfortunately, this device was accidentally deactivated before the temperature 
run could be completed. Accordingly, temperature data obtained on 11-37-10 on 
No. 126-8-4-1 was scaled to the 4.2 K noise value and the temperature data, 
which was multiplied by this scaling factor, is plotted on Fig. 5.20 for this 
substrate. 
The CRYOFET calculated figures-of-merits are also plotted on Fig. 
5.20. These curves are relatively independent of temperature. We draw the 
curves dashed in the 10-18 K range to allow for a possible peaking if the 
noise on these device also peaks at - 15 K. 
The CRYOFET calculated dissipation power is plotted vs temperature in 
Fig. 5.21. In general, the power increases as the temperature is increased. 
This occurs because higher voltage is required to obtain the standard G = 0.98 
condition. In the case of No. 126-8-4-1, the plotted data is obtained from 
device 11-37-10 which is multiplied by a scaling factor derived by comparing 
it to device 11-6-10 at 4.2 K. 
At some elevated temperature, the CRYOFET loses its ability to 
function as an effective amplifier. This occurs at a temperature where the 
thermal ioni zation of charge carriers provides unacceptable leakage between 
69 
C3926A/bw 
!:: 
a: 
w 
:E 
LL. 
0 
W 
a: 
;:) 
C!I 
u. 
. -
-N 
::z:: 
-> ::s. 
-N 
::z:: 
0 
.-
.... 
< 
w 
!!2 
0 
z 
2.0 
1.0 
0.8 
C. ? 
0.6 
0.4 
0.2 
0.0 
0 2 4 6 8 
'1' Rockwellintemational 
Science Center 
SC5299.13FR 
11-6-10 
, ...... ---
. .,," "' 
.,,'" , 
." 
-------.... ~27-B-3-2 ----7PF""\J 
10 12 14 16 18 20 22 
TEMPERATURE (K) 
Fig. 5.20 CRYOFET noise and figure-of-merit dependence on temperature. 
70 
,; 
40 
-3: 
~ 
z 
0 
i= 
« Q. 
Ci5 
~ 
c 
a: 
w 20 3: 
0 Q. 
W 
(,J 16 
> w 
c 
12 
8 
4 
0 
0 
11-6-10 
2 4 6 8 10 12 14 
TEMPERATURE (K) 
'l'Rockwe",nternationa, 
Science Center 
SC5299.13FR 
16 18 20 22 
Fig. 5.21 CRYOFET power dissipation dependence on temperature. 
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the source and drain. The temperature depends on the activation energy of the 
impurity in the substrate, on the choice of source resistance compared to the 
leakage resistance and on the degree of leakage which may be tolerated in a 
given circuit application. For the arsenic doped silicon substrates employ~d 
in this study (6E = 0.054 eV), this leakage sets in at about 20 K (see Fig. 
5.16) and limits performance. At 27 K, effective operation ;s no longer 
possible. The choice of an impurity with deeper activation energy in the 
substrate (Si:Bi with 6E = 0.71 eV, for example) will allow CRYOFET operation 
to higher temperatures of about 30 K. 
No long term device stability tests were carried out on this 
program. The absence of hysteresis effects in the I vs V characteristics of 
the CRYOFETs suggests that they are time stable. This inference is supported 
by experimental observations during measurements of no observable time drift 
and by our ability to repeat measurements on the same device on different days 
after warm up and cool down cycles. 
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The goal of this program was to design, produce, test and compare 
CRYOFETs (cryogenic MOSFETs) and conventional p-channel MOSFETs at low 
temperatures. The orientation in the testing was directed towards the 
intended applications of these devices which were to serve as source-follower 
preamplifiers for extrinsic detectors at low temperatures. 
The design of the p-channel MOSFETs was conventional and utilized p 
diffusions for the source and drain on n type Si:As substrates. The CRYOFETs, 
which take advantage of low temperature charge carrier freezeout, utilized the 
same geometry but employed n diffusions for the source and drain on the same n 
type Si:As substrates. To elucidate a possible optimum geometry for low tem-
perature operation, 16 different combinations of device gate width and length 
were designed for each CRYOFET and MOSFET. To elucidate a possible optimum 
substrate resistivity for low temperature operation, 4 different n-type 
substrate resistivities were employed. 
Two lots were processed on the program to provide devices for test. 
In the first lot, a processing error resulted in no useful devices. The 
second lot was processed in two groups. The first group resulted in devices 
with high thresholds and source-drain leakage at low temperature. The second 
group, which employed thicker field oxide and a phosphorus gettering 
treatment, reduced the thresholds and eliminated the source-drain leakage. 
Extensive measurements were made on the program, designed to eluci-
date the operational characteristics of the CRYOFETs and to compare their 
performance with that of the p-channel MOSFETs. These studies included device 
geometry, substrate resistivity and temperature covering the range from 2.4-27 
K. These included gate-source capacitance, I vs V characteristic curves and 
measurements ~f the gain and noise as a function of frequency when the devices 
were used as source-followers and biased up to give gains of 0.98. 
The measured data is presented as photographs of I vs V curve trac-
ings and noise vs frequency curve tracings and tabulated data compiled in 12 
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tables. The data from the tables are then plotted to permit ready comparison 
of the salient performance features of the CRYOFET and the p-channel MOSFET. 
The plotted features selected are the noise, source-follower figure-of-merit 
and the device power dissipation. This comparison is made with the device 
operating with a gain of 0.98. These features are plotted as a function of 
substrate resistivity at 4.2 K and as a function of temperature covering the 
range from 2.4-20 K. Optimum performance is enhanced when these features 
attain minimum values. 
The data and plots show the CRYOFET to be clearly superior to the p-
channel MOSFET in each of these features. It exhibits noise some 2-4 times 
lower than the MOSFET over the temperature range and a correspondtngly lower 
figure-of-merit. CRYOFET power dissipation at 4.2 K, at gain of 0.98, is some 
hundreds of times lower than that of the MOSFET operated at this same gain. 
The CRYOFET sustains these advantages up to about 20 K when device leakage 
limits operation. Other attractive advantages are that the thresholds and 
source voltage offsets are substantially lower than with MOSFETs so that the 
dynamic range and signal linearity of the CRYOFET may be superior. In ad-
dition, pair balancing of devices to remove source voltage offsets ;s more 
easily implemented with the reduced source voltages. The substantially 
reduced power dissipation of these devices reduces the requirements for the 
expenditure of cooling cryogens and thus may promote longer space missions. 
Further, it opens up the possibility for more extensive on focal plane signal 
processing which previously was ruled out because of excessive power dis-
sipation. 
The conclusion of this effort indicates that the goals set for the 
program have been realized. The design, production and testing of CRYOFETs 
and p-channel MOSFETs has been successfully carried out and the CRYOFET has 
been demonstrated to be a useful device for low temperature application with 
properties superior to existing MOSFET devices. 
With the demonstration of the superiority of the CRYOFET over the 
MOSFET for low temperature application, it is useful to compare its properties 
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with that of the J-FET (P-N junction FET). This device operates in the 
depletion mode and provides noise levels which are substantially lower than 
either the MOSFETs or CRYOFETs. The device, however, becomes temperature 
depleted and does not operate at low temperatures. Recently, a J-FET develop-
ment l was carried out in which J-FETs were mounted in packages supported by 
Dacron threads so that they were thermally insulated from the package walls. 
Equipped with a heater, their temperature was brought above the charge carrier 
freeze-out range and they could then be operated with Aetectors at lower 
temperatures. The dissipation power required is more than one order of magni-
tude higher than that required by the CRYOFET. Capacitance values of 4 pfd 
are reported which is almost an order of magnitude higher than that of the 
0.48 pfd for our optimum CRYOFET size. This reduces the figure-of-merit 
advantage of the J-FET. Bulky packages are required with the insulated J-FETs 
which complicates their use with arrays. Finally, occasional drifts of the 
thermal equilibrium between the heat supplied and the heat conducted away may 
deactivate the device. 
Although the low noise capabilities of the JFET increases the detec-
tor performance at moderate and higher frequencies, it loses this advantage at 
low frequencies where its low noise becomes irrelevant. This follows because, 
at low frequencies, the dominant noise for high performance detectors is that 
of the detector itself or thai of the Johnson noise of its load resistor (Eq. 
(1), (2)). In this circumstance, the CRYOFET with its lower power dissipa-
tion, small size, and capacitance, and convenient application is clearly 
preferable to the J-FET. 
5.1 Recommendations 
The exploratory study on the properties of CRYOFETs was made using a 
test chip which was designed to study device geometry and permit comparison 
IF.J. [ow, IIApplication of JFETs to Low Background Focal Planes in Space," 
Proc. SPIE 280 (1981). 
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with MOSFET devices. The chip is, accordingly, large, and is mounted in a 42 
pin package and individual devices are not readily used in practical 
applications. Taking into account the requirements of the NASA infrared 
astronomy programs, a configuration of two matched CRYOFET pairs suitable for 
use in the circuit of Fig. 1.3 would be expected to find useful application. 
It is recommended that a funded follow-on program be instituted to produce 
such pairs. This will require the design and exploitation of a new mask set 
to process these CRYOFET pairs. This processing would benefit from the exper-
ience gained on this program and accordingly optimized high quality devices at 
high yields could be anticipated. Instrumentation assembled for the measure-
ments on this program could be expeditiously deployed to measure and qualify 
such devices in quantities sufficient to satisfy NASA requirements. In this 
way, practical devices uniquely appropriate to the NASA missions, which are 
currently unavailable, could become available in a timely fashion to support 
the NASA astronomy programs. 
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